

## RHT1490A

The RHT1490A is a high frequency, low noise TCXO that delivers world class telecommunications grade stability with low RMS phase jitter. This product's frequency output enables lower system jitter, allowing communication system architects to optimise noise budget and performance. With a frequency stability performance of  $\pm 0.25$  ppm, its CMOS output generates  $< 200$  fs of RMS phase jitter (for a 98.304 MHz device, bandwidth 12 kHz – 20 MHz). The RHT1490A strikes the optimal balance between close-in phase noise and the noise floor, making it suited to be the single reference clock used for both network and air interface requirements. Its ultra-low noise floor performance helps to achieve very low system clock RMS jitter levels needed in high speed interfaces.

### Features

- Stability as low as  $\pm 0.25$  ppm
- Low jitter 200 fs (12 kHz to 20 MHz)
- High frequency from 50 – 204.8 MHz
- Patented "Tilt Compensation" to guarantee performance for life of equipment
- Inherent airflow resistance

### Applications

- Sync PLL Embedded Switches
- Designs requiring low noise
- ITU-T G.813 and G.8262
- Low noise C-RAN radios, Microwave links and Small Cells
- Radio head Clock Recovery (IEEE 1588/SyncE)
- 10/25/40G Ethernet


14.4 x 9.2 x 4.7 mm




### Standard Specifications

| Parameter                                     | Min.         | Typ.       | Max.                            | Unit                  | Test Condition / Description   |
|---|--------------|------------|---------------------------------|-----------------------|--|
| Nominal frequency                             |              | 50 – 204.8 |                                 | MHz                   | Standard frequencies: 92.16, 98.304, 100, 122.88, 125, 156.25, 153.6, 163.84, 166.65, 204.8 MHz                |
| Frequency calibration                         |              |            | $\pm 1.0$                       | ppm                   | Initial accuracy at 25°C $\pm 2^\circ\text{C}$   |
| Reflow shift                                  |              |            | $\pm 1.0$                       | ppm                   | Pre to post reflow $\Delta F$ (measured $\geq 60$ minutes after reflow)  |
| Operating temperature range                   | -40          |            | 85                              | $^\circ\text{C}$      |  |
| Frequency stability over temperature          |              |            | $\pm 0.25$                      | ppm                   | Reference to $(F_{\text{MAX}} + F_{\text{MIN}})/2$   |
| Frequency slope                               |              |            | $\pm 0.1$                       | ppm/ $^\circ\text{C}$ | Minimum of 1 frequency reading every 2 $^\circ\text{C}$ , over the operating temperature range                 |
| Supply voltage stability                      |              |            | $\pm 0.1$                       | ppm                   | $\pm 5\%$ variation, reference to frequency at 3.3 V   |
| Load sensitivity                              |              |            | $\pm 0.1$                       | ppm                   | $\pm 5\text{pF}$ variation, reference to frequency at 5 pF   |
| Long term stability (ageing)                  |              |            | $\pm 1.5$<br>$\pm 2$<br>$\pm 4$ | ppm                   | 1 year<br>3 years<br>10 years  |
| Acceleration sensitivity                      |              | 2          |                                 | ppb/g                 | Gamma vector, 3 axes, 30-1500 Hz   |
| Start-up time                                 |              |            | 1                               | ms                    | 90% amplitude  |
| Supply voltage ( $V_{\text{DD}}$ )            |              | 3.3<br>2.5 |                                 | V                     | $\pm 5\%$ , $F_n = 50 - 160$ MHz<br>$\pm 5\%$ , $F_n = 160 - 204.8$ MHz  |
| Supply current                                |              |            | 14                              | mA                    | 5pF//1k $\Omega$ , 100MHz  |
| Control voltage range                         | 0.25<br>0.65 |            | 2.25<br>2.65                    | V                     | $V_{\text{DD}} = 2.5$ V (Frequency at $V_c = 1.25$ V)<br>$V_{\text{DD}} = 3.3$ V (Frequency at $V_c = 1.65$ V) |
| Frequency tuning                              | $\pm 5$      |            | $\pm 10$                        | ppm                   | Frequency shift from min/max to mid $V_c$  |
| Frequency tuning linearity                    |              |            | 5                               | %                     | Deviation from straight line curve fit   |
| Input impedance                               | 100          |            |                                 | k $\Omega$            |  |
| Oscillator output - CMOS                      |              |            |                                 |                       |  |
| Output voltage level low ( $V_{\text{OL}}$ )  |              |            | 20%                             | $V_{\text{DD}}$       | With capacitive load of 5 pF, 100M Hz  |
| Output voltage level high ( $V_{\text{OH}}$ ) | 80%          |            |                                 | $V_{\text{DD}}$       | With capacitive load of 5 pF, 100 MHz  |
| Rise time                                     |              | 1.2        | 1.5                             | ns                    | Measured 20% to 80% $V_{\text{DD}}$ , 5 pF load, 100 MHz   |
| Fall time                                     |              | 1.2        | 1.5                             | ns                    | Measured 80% to 20% $V_{\text{DD}}$ , 5 pF load, 100 MHz   |
| Duty cycle                                    | 45           |            | 55                              | %                     | Measured at 50% $V_{\text{DD}}$ trigger level, 100 MHz   |
| Load  |              | 5          | 10                              | pF                    |  |

## SSB Phase Noise – 98.304 MHz RHT1490 TCXO (Typical value at 25°C, CMOS output)



## Model Outline, Recommended Pad Layout



## Test Circuit

