

RST2016HC

The RST2016HC is a series of high temperature TCXO (Temperature Compensated Crystal Oscillator) and VCTCXO (Voltage Controlled Temperature Compensated Crystal Oscillator) with CMOS output. It is designed for high-performance Automotive and communication applications where the required frequency stability ±2 ppm over operating temperature ranges from -40 to 105°C.

The RST2016H has an analogue ASIC for the oscillator and a high-order temperature compensation circuit in a small font factor 2.0 x 1.6 x 0.7 mm package. This low-power SMD TCXO provides a voltage control option of VCTCXO, with a wide frequency range available from 13 to 52 MHz. Supply voltage options are 1.8 to 3.3 V.

Features

- High-end operating temperature up to 105°C
- Excellent phase noise performance
- **Output: CMOS**

Applications

- Automotive
- Communications
- Consumer devices
- Wi-Fi

2.0 x 1.6 x 0.7 mm



Standard Specifications


Parameter	Min.	Тур.	Max.	Unit	Test Condition / Description
Nominal frequency (Fn)		13 – 52		MHz	
Frequency calibration			±1	ppm	Offset from nominal frequency measured at 25°C ±2°C
Reflow shift			±1	ppm	Two consecutive reflows
Operating temperature range	-40		105	°C	The operating temperature range over which the frequency stability is measured
Frequency stability over temperature			±2	ppm	Referenced to the midpoint between minimum and maximum frequency value over the specified temperature range ¹
Static temperature hysteresis			0.6	ppm	Frequency change after reciprocal temperature ramped over the operating range. Frequency measured before and after at 25°C
Sensitivity to supply voltage variations			±0.1	ppm	V _{DD} varied ±5% at 25°C
Sensitivity to load variations			±0.1	ppm	±10% load change at 25°C ²
Long term stability (Ageing)			±1	ppm	Frequency drift over 1 year at 25°C
Supply voltage (V _{DD})		1.8 – 3.3		V	With a tolerance of ±5%
Supply current			3.8	mA	At maximum V _{DD} ²
Power down	≥80%		≤20%	VDD	Oscillation Enable (VIH) Oscillation Disable (VIL)
Output voltage level low (Vol.) Output voltage level high (Voh.)	90		10	%VDD	Measured with a capacitive load of 15pF
Duty cycle	45		55		Measured at 50% VDD trigger level
Output load			15	pF	
Start-up time Normal mode Fast mode			3 2	ms	@ 26 MHz ±2.5 ppm
Rise time / Fall time			5	ns	@ 10% to 90% VDD, CMOS output

¹ Parts should be shielded from drafts causing unexpected thermal gradients. Temperature changes due to ambient air currents on the oscillator can lead to short term frequency drift.

² Specified for load stated in oscillator output section at 25°C.



Model Outline and Recommended Pad Layout



Test Circuit

